

(19) World Intellectual Property Organization  
International Bureau(43) International Publication Date  
28 June 2001 (28.06.2001)

PCT

(10) International Publication Number  
**WO 01/47094 A2**(51) International Patent Classification<sup>7</sup>:**H02M**

(74) Agent: PEREIRA, Flávia, Maria, Vasconcelos; Trench, Rossi e Watanabe, Avenida Rio Branco, 01/19° Andar-Sector B, CEP-20090-002 Rio de Janeiro, RJ (BR).

(21) International Application Number: PCT/BR00/00144

(22) International Filing Date:

22 December 2000 (22.12.2000)

(25) Filing Language:

English

(81) Designated States (national): AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.

(26) Publication Language:

English

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

(30) Priority Data:

PI 9907351-0 22 December 1999 (22.12.1999) BR

(71) Applicant (for all designated States except US): E.E.S.  
SISTEMAS DE ENERGIA LTDA. [BR/BR]; Rua Ambrosio Molina, 1090, Predio, Parte, Sala 1, São Paulo, SP (BR).


(72) Inventor; and

(75) Inventor/Applicant (for US only): ROJAS ROMERO,  
Manuel, Roberto [EC/BR]; Rua das Madressilvas, 65,  
Apto 32, JD Indústrias, CEP-12240-370 São José dos  
Campos, SP (BR).**Published:**


— Without international search report and to be republished upon receipt of that report.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.


(54) Title: METHOD AND CONTROL CIRCUITY FOR A THREE-PHASE THREE-LEVEL BOOST-TYPE RECTIFIER




A



C



B



D

(57) Abstract: A synchronized control method for a three-phase three-level boost-type rectifier with reduced input current ripple and balanced output voltages is disclosed. The proposed control allows simplifying the control circuit as much as possible without compromising the rectifier performance. In fact, besides simplicity, the control method featured synchronized command signals to de switching devices, minimized input current ripple, full controllability of the output voltage, dynamic balance of the output center point, constant switching frequency, simplified design of EMC filters, good transient and steady state performance, and low cost. The invention described first the most important configurations that the three-phase three-level boost-type rectifier may assume and studied the converter's operation. The concept involved for output voltage, input current, neutral point balance and control system design was presented.

**WO 01/47094 A2**

"METHOD AND CONTROL CIRCUITRY FOR A THREE-PHASE  
THREE-LEVEL BOOST-TYPE RECTIFIER".

I - TECHNICAL BACKGROUND

1 - Technical Field

5       The present invention is related to the electrical rectifier field, more specifically, to the field of control techniques for the three-phase three-level boost type rectifier.

This work introduces a new control method and  
10 control circuit for a three-phase three-level boost-type rectifier. Under the proposed control method and control circuit, the rectifier performs three-phase AC-DC conversion generating sinusoidal input currents with reduced ripple and near unity power factor while balancing the two DC output  
15 voltages. The control circuit uses two triangular carriers with the same amplitude but 180 degrees phase-shifted; Trg1 is used during the positive halve cycle and Trg2 for the negative one. The advance of the method is that the switching pulses are synchronized and appropriately  
20 distributed, allowing the reduction of the input current ripple. An effective balance of the output voltage is obtained by adding a sensor that acts over the input current waveform reference. In addition, the control system features simplicity and low cost.

25 2 - Technical Background

With the development of power electronics technology and the generalized utilization of equipment with

non-linear characteristics such as electronic rectifiers or static converters AC-DC, there have been increasing utility pollution problems produced by large distorted harmonics currents drawn from the power distribution systems [See P.

- 5 Rioual and T. Deflandre, "Impact on the Distribution and Transmission Systems of Harmonic Current Injection due to Capacitive Load Rectifiers in Commercial, Residential and Industrial Installations", Conference Records of EPE'95, pp. 3.503-3.508, 1985, and Yu-Kang Lo and Neng-Chin Lia, "On  
10 Evaluating the Input Current Distortion with Current Slopes for Single-Phase Switch-Mode Rectifiers", Conference records of PESC'98, pp. 77-80, 1998]. Harmonic currents cause additional harmonic losses in the utility system and may excite electrical resonances, leading to large overvoltages;  
15 thus disturbing other sensitive loads connected to the same supply [See Ned Mohan, Tore M. Undeland, William P. Robbins, "Power Electronics Converters, Applications, and Design", John Wiley & Sons, 1989].

The uncontrolled and thyristor bridge rectifiers  
20 are widely used interface between utility and power electronics systems. Although they are very simple in structure and robust in operation, they have the disadvantages of drawing a large amount of harmonic current from utility [See Hirofumi Akagi, "New Trends in Active  
25 Filters for Power Conditioning", IEEE Transactions on Industry Applications, Vol. 32, No. 6, pp. 1312-1322, 1996].

Recently the harmonics produced by such nonlinear loads have become a serious problem in many countries.

To prevent the problem to become intolerable, various standards and guidelines such as the IEEE 519 and 5 the IEC-555, have been established which specifies limits on the magnitudes of harmonic currents and harmonic voltage distortion at various frequencies [Ned Mohan et al., op. cit.]. Simultaneously, much effort has been carried out to develop power converters with low harmonic current injection 10 to utility and capable to control the input power factor.

Modern AC-DC converters are expected to draw sine-wave current from the mains, with power factor very close to unity. In other words it is required that the converter presents a resistive load to the mains [Javier Sebastian and 15 Miguel Jaureguizar, "Tendencias Futuras en la Corrección del Factor de Potencia en Sistemas de Alimentación", Conference records of CIEP'93, pp. 136-153, 1993]. In general, besides those characteristics, the target is low circuit complexity, low component stress, high power density, high efficiency, 20 high reliability, and controllability of the output voltage.

In single-phase applications, one of the most popular power circuit schemes for power factor correction is the boost converter topology. A front-end rectifier diode bridge followed by a boost DC-DC converter composes the 25 topology. The technique has been extended to three-phase applications using a three-phase diode bridge and a single switch boost DC-DC converter operating in discontinuous

conduction mode [A. R. Prasad, P. D. Ziogas, and S. Manias, "An Active Power Factor Correction Technique for Three-Phase Diode Rectifiers", IEEE Transactions on Power Electronics, Vol. 6, No. 1, pp. 83-92, 1991]. The single active switch 5 three-phase preregulator presents low cost and simplicity but the topology has as drawbacks high conduction losses, high switching stresses, and radio interference emission regulations resulting in a large input filter.

Circuits with multiple configuration and advanced 10 designs are actually considered to increase the power levels and improve the generated waveforms [See A. Nabae, I. Takahashi and H. Akagi, "A New Neutral-Point-Clamped PWM Inverter", IEEE Transactions on Industry Applications, vol. IA-17, No. 5, pp. 518-523, 1981; and J. W. Kolar, H. Ertl 15 and F. C. Zach, "Design and Experimental Investigation of a Three-Phase High Power Density High Efficiency Unity Power Factor PWM (VIENNA) Rectifier Employing a Novel Integrated Power Semiconductor Module", Conference records of APEC'96, pp. 514-523, 1996].

20 In fact, multilevel converters are starting to be used in industry and traction applications and its future seems promissory [See T. Katta, Y. Kurokawa, "Advanced Inverter Control System Using High Voltage IGBT for EMU" Conference records of IPEC'95, pp. 1060-1065, 1995 and S. 25 Bernet, "Recent Developments of High Power Converters for Industry and Traction Applications" Conference records of COBEP'99, pp. 3-16, 1999].

The multilevel converters present some advantages over conventional two level converters such as:

- The voltage imposed across the switching devices is reduced proportionally with the number of levels.

5 In this way, it is possible to use them in high voltage systems increasing the converter capability [R. Rojas, T. Ohnishi, T. Suzuki, "PWM Control Method for a Four-Level Inverter", IEE Proceedings on Electric Power Applications, vol. 142, Issue 6, pp. 390-396, 1995].

10 • Improve significantly the voltage and current waveforms, which results in a substantial reduction of the harmonic distortion [N. S. Choi, J. G. Cho and G. H. Cho, "A General Circuit Topology of Multilevel Inverter", Conference records of PESC'91, pp. 96-103, 1991 and J. Lai and F. Peng, 15 "Multilevel Converters--A New Breed of Power Converters", IEEE Transactions on Industry Applications, vol. IA-32, No. 3, pp. 509-517, 1996]. This is probably the best characteristic of the multilevel converters because the actual tendency is to improve the waveforms of the power 20 electronic circuits.

• The electromagnetic interference is smaller than that of conventional converters because the voltage variation ( $dv/dt$ ) at the commutation instant is divided by the number of levels [T. A. Meynard and H. Foch, "Multi- 25 Level Conversion: High Voltage Choppers and Voltage-Source Inverters", Conference records of PESC'92, pp. 397-407,

1992]. In the European countries there is already a strict norm to limit the electromagnetic interference and other countries will follow their example.

An interesting configuration for a three-phase  
5 three-level rectifier has been considered lately by several researchers [See Ewaldo L. M. Mehl and Ivo Barbi, "An Improved High Power Factor and Low Cost Three-Phase Rectifier", Conference records of APEC'95, pp. 835-841, 1995; and J. W. Kolar, H. Ertl and F. C. Zach, "Design and  
10 Experimental Investigation of a Three-Phase High Power Density High Efficiency Unity Power Factor PWM (VIENNA) Rectifier Employing a Novel Integrated Power Semiconductor Module", Conference records of APEC'96, pp. 514-523, 1996]. The converter is composed by a combination of diodes and  
15 switches adjusted to the requirements of generating an input current nearly sinusoidal with high power factor and low total harmonic distortion while achieving the requirements of high efficiency, high reliability and controllable output voltage.

20 So far several control schemes for the three-phase three-level boost type rectifier have been proposed. In the control method proposed in [Ewaldo L. M. Mehl and Ivo Barbi, et al., op. cit.], the active switches are gated at the line frequency. The bi-directional switches are gated on at zero  
25 crossing of the corresponding phase-voltage. The open loop control is simple and total harmonic distortion may reach acceptable levels at certain point of operation. However,

does not allow output voltage control and the harmonic distortion may increase if the conduction angle of the switches is chosen to be different than 30 degrees. Therefore, the applications for this type of control are 5 reduced.

Authors of [F. Daniel, R. Chaffai and K. Al Haddad, "Three-Phase Diode Rectifier with Low Harmonic Distortion to Feed Capacitive Loads", Conference records of APEC'96, pp. 932-938, 1996] made some improvements in that 10 control, but the controllability of the output voltage is still a drawback.

The methods introduced in [Yifan Zhao, Yue Li, and Thomas A. Lipo, "Force Commutated Three Level Boost Type Rectifier", IEEE Transactions on Industry Applications, vol. 15 IA-31, No. 1, pp. 155-161, 1995] and [J. W. Kolar and F. C. Zach, "A Novel Three-Phase Three-Switch Three-Level Unity Power Factor PWM Rectifier", Conference records of PCIM'94, pp. 125-138, 1994] are based in advanced space vector control and both make use of complex digital logic, 20 implemented with digital signal processors.

Another similitude of both techniques is the use of hysteresis controllers. Those control methods feature low input current harmonics, balance of the center point of the output voltage and high controllability of the output 25 voltage. The disadvantages of the mentioned methods are: complex and expensive DSP-based control, complicated design of the input EMC filter due to the varying switching

frequency (inherent problem of hysteresis controllers) and the current control error may be twice the hysteresis width as stated in [J. W. Kolar and F. C. Zach, et al., op. cit.].

The technique proposed in [P. Prestifilippo, R. Scibilia, G. Baggione, G. Caramazza, "A Switched-Mode Three-Phase 200A/48V Rectifier with Input Unity Power Factor", Conference records of INTELEC'96, pp. 543-547, 1996] consider the three-phase rectifier as three single-phase units and the control is implemented using commercial single-phase modulators with three independent current loops. The control is simple, but the input current ripple is much higher than that of the vector controls discussed above. Moreover, since three independent current loops are used it is not possible to synchronize the command signals of the switching devices and this compromise the control performance. Similar technique was used in [R. Gules, A. S. Martins and I. Barbi, "A Switched-Mode Three-Phase Three-Level Telecommunications Rectifier", Conference records of INTELEC'99, paper 29-3, 1999; but no further improvements were presented.

Finally, an interesting control method was presented in [P. Ide, N. Froehleke, H. Grotstoilen, "Investigation of low cost control schemes for a selected 3-level switched mode rectifier", Proceedings of INTELEC'97, pp. 413-418, 1990], the double ramp comparison control concept was used, synchronizing the main devices command signals and therefore simplifying the EMC filter, reducing

also the input current ripple. However, the control system needs to generate a sinusoidal function in order to balance the output voltages. The generation of this function may complicate the control because its phase and frequency must 5 be synchronized with the mains.

In this work a new control method for the three-phase three-level boost-type rectifier will be introduced with the objective of solving the drawbacks presented by the above mentioned techniques.

10           3 - Objectives of the invention

The present invention introduces a new control scheme for a three-phase three-level boost-type rectifier with reduced input current ripple and balanced output voltages. The principal objective of the proposed technique 15 is to simplify the control circuit as much as possible without compromising the rectifier performance. In fact, besides simplicity, the control method features synchronized command signals to de switching devices, minimized input current ripple, full controllability of the output voltage, 20 dynamic balance of the output center point, constant switching frequency, simplified design of EMC filters, good transient and steady state performance, and low cost.

The control system uses two triangular carriers namely Trg1 and Trg2. The carriers have the same amplitude 25 but are 180 degrees phase-shifted; Trg1 is used during the positive halve cycle of the respective phase voltage and Trg2 for the negative one. An analog switch in each phase

permits the interchange among the triangular carriers. The switching devices command signal is obtained comparing the respective reference with the carriers. Thus the switching frequency is constant. The output center point balance is  
5 achieved by adding the positive and negative output voltages and using the sum as an error signal to modify the current waveform reference. This simplifies the control circuit and allows an accurate regulation of the center point potential.

The control system retains all the advances of  
10 multilevel converters. When compared with conventional two level systems, the proposed converter is characterized by a lower blocking voltage of the switching devices, lower harmonic distortion on the line currents, lower EMI rejected noise, absence of shoot-through current and offer positive  
15 and negative output voltages.

Compared with the techniques developed in [Ewaldo L. M. Mehl and Ivo Barbi, et al., cp. cit.], and [F. Daniel, et al., op. cit.], the proposed method increases greatly the controllability of the output voltages and reduces the low  
20 frequency distortion. Advantages with respect to vector-control schemes of [Yifan Zhao, et al., op. cit.], and [J.W. Kolar et al., op. cit.], are simplified and cheaper control, and constant switching frequency, which facilitate the EMC filter design. The new technique offer lower input current  
25 ripple than methods based in three independent controllers such as those of [P. Prestifilippo, et al., op. cit.], and [R. Gules, et al., op. cit.]. The simplicity of the control

of neutral potential can be considered as improvement with respect to the method presented in [P. Ide, et al., op. cit.].

## II - GENERAL DESCRIPTION OF THE INVENTION

5           II. 1. Three-phase three-level boost-type rectifier circuit description and operation.

The three-phase three-level boost-type rectifier may have different configurations, Figure 1 shows four of the most interesting ones, but the principle of operation is 10 basically the same for all of them. Although the circuits of Figure 1(a) and (c) have three more switches ( $S_4$ ,  $S_5$ , and  $S_6$ ), they are activated with the same command of  $S_1$ ,  $S_2$  and  $S_3$  respectively. Therefore, when  $S_1$  is activated, the input terminal "u" is clamped with the DC-link neutral point "O" 15 and  $e_{uo}=0$ . When the switch is open, the direction of the input current determines the  $e_{uo}$  potential difference. The terminal "u" will be clamped with "P" if  $i_u$  is positive ( $e_{uo}=E_d$ ); and with "N" if  $i_u$  is negative ( $e_{uo}=-E_d$ ). The analysis is also valid for the other switching arms and 20 applies to all four topologies. A common equivalent circuit can be drawn as shown in Figure 2. According with the switching state of the power semiconductors, each input terminal has three possible states; therefore, the three-phase system has  $3 \times 3 \times 3 = 27$  possible states. The states are 25 listed in Table 1 below, which also gives the respective voltages referred to the neutral point.

Table 1. Switching states and voltages with respect to the neutral point.

Group	state	$e_{uo}$	$e_{vo}$	$e_{wo}$
a	$\bar{a}_1$ (PNN)	$E_d$	$-E_d$	$-E_d$
	$\bar{a}_2$ (PPN)	$E_d$	$E_d$	$-E_d$
	$\bar{a}_3$ (NPN)	$-E_d$	$E_d$	$-E_d$
	$\bar{a}_4$ (NPP)	$-E_d$	$E_d$	$E_d$
	$\bar{a}_5$ (NNP)	$-E_d$	$-E_d$	$E_d$
	$\bar{a}_6$ (PNP)	$E_d$	$-E_d$	$E_d$
b	$\bar{b}_1$ (PON)	$E_d$	0	$-E_d$
	$\bar{b}_2$ (OPN)	0	$E_d$	$-E_d$
	$\bar{b}_3$ (NPO)	$-E_d$	$E_d$	0
	$\bar{b}_4$ (NOP)	$-E_d$	0	$E_d$
	$\bar{b}_5$ (ONP)	0	$-E_d$	$E_d$
	$\bar{b}_6$ (PNO)	$E_d$	$-E_d$	0
c	$\bar{c}_1$ (POO)	$E_d$	0	0
	$\bar{c}_2$ (PPO)	$E_d$	$E_d$	0
	$\bar{c}_3$ (OPO)	0	$E_d$	0
	$\bar{c}_4$ (OPP)	0	$E_d$	$E_d$
	$\bar{c}_5$ (OOP)	0	0	$E_d$
	$\bar{c}_6$ (POP)	$E_d$	0	$E_d$
d	$\bar{d}_1$ (ONN)	0	$-E_d$	$-E_d$
	$\bar{d}_2$ (OON)	0	0	$-E_d$
	$\bar{d}_3$ (NON)	$-E_d$	0	$-E_d$
	$\bar{d}_4$ (NOO)	$-E_d$	0	0
	$\bar{d}_5$ (NNO)	$-E_d$	$-E_d$	0
	$\bar{d}_6$ (ONO)	0	$-E_d$	0
z	$\bar{z}_1$ (PPP)	0	0	0
	$\bar{z}_2$ (OOO)	0	0	0
	$\bar{z}_3$ (NNN)	0	0	0

It can be noted that the maximum voltage stress in the power switches is only half of the DC-link voltage ( $E_d$ ); this allows the use of faster and cheaper devices. Another significant advance is that there is no possibility of shot-

though current on the rectifier arms, which simplifies the gating of the switches.

The switching states can be considered as space vectors, which components are placed in three axes, namely 5  $e_{uo}$ ,  $e_{vo}$  and  $e_{wo}$ , separated 120 degrees from each other. The space vector representation is a useful tool to generate advanced PWM (Phase Width Modulation). It helps to visualize the amplitude and phase of the voltage vectors. The space vector representation of the switching states of 10 the three-phase three-level boost-type rectifier is shown in Figure 3.

The voltage vectors have been classified in five groups. The big size vectors are associated in group "a" they are characterized because the input terminals are 15 clamped to the positive terminal "P" or the negative terminal "N", with no connection to the neutral point. The group "b" corresponds to the medium size vectors; their amplitude is reduced because one of the input terminals is clamped to the neutral point.

Groups "c" and "d" refer to the small vectors. 20 The input terminals are clamped to "P" and "O" in the case of group "c" and therefore are called small positive group. In the small negative group ("d") the input terminals are clamped to "N" and "O". The last set corresponds to the 25 zero vectors, group "z"; the three input terminals are clamped to the same output point "O", "N" or "P".

## II. 2. Control Methods.

If the converter output voltage is considered constant, the rectifier can be treated as voltage source connected to the utility through the input inductors as shown in the equivalent circuit of Figure 4. The following 5 relations can be writing by inspection of Figure 4:

$$e_{un} = L_u \cdot \frac{di_u}{dt} + e_{vn} \quad (1)$$

$$e_{vn} = L_v \cdot \frac{di_v}{dt} + e_{wn} \quad (2)$$

$$e_{wn} = L_w \cdot \frac{di_w}{dt} + e_{vn} \quad (3)$$

From (1) ~ (4) it is clear that it is possible to 10 control the input current by taking action on the rectifier input terminal voltage. From fundamental circuit theory it can be determined that for the input current to be sinusoidal, the input terminal voltages  $e_{un}$ ,  $e_{vn}$  and  $e_{wn}$  must be sinusoidal as well. Using the concept of instantaneous 15 mean value, it is necessary to generate sinusoidal PWM waveforms at the rectifier input-terminals, in other words, those voltages should be controllable in order to control the amplitude and phase angle of the input current.

It is well known that vector control schemes allow 20 the generation of high quality waveforms, then it is possible to use the vector analysis as a useful tool to find an improved waveform generation. Let us review more deeply the space vector plane of Figure 3. For symmetry it is enough to consider only one 60 degrees interval. There is a

restriction that limits the number of possible vectors at any instant. Consider for example that the instantaneous current in one leg is positive, then the related input terminal can be clamped to the positive terminal if the 5 switch is off and to the neutral terminal if the switch is on, but can no be clamped to the negative terminal.

Table 2 below lists the available vectors in the first 60 degrees interval and the respective switching state. It has been considered that the input current is in 10 phase with the respective source voltage.

Table 2. Available vectors for the first 60 degrees interval.

Vector	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>
$\bar{a}_6$ (PNP)	off	off	off
$\bar{b}_6$ (PNO)	off	off	on
$\bar{c}_6$ (POP)	off	on	off
$\bar{c}_1$ (POO)	off	on	on
$\bar{b}_5$ (ONP)	on	off	off
$\bar{d}_6$ (ONO)	on	off	on
$\bar{c}_5$ (OOP)	on	on	off
$\bar{z}_2$ (OOO)	on	on	on

Fig 5 shows the space vector representation for the first 60 degrees interval. A sinusoidal three-phase 15 voltage waveform is represented in the space plane as a circle; the radius of the circle is related to the voltage amplitude.

At any instant, the points of the circle should be generated by a combination of the available vectors. For a 20 switching frequency high enough, the medium value in a

period can be considered as a point in the space plane. A single vector can only generate one point; combining two vectors and changing their dwell time, the straight line that link them can be generated. Then, to generate any point 5 inside a sector, at least three vectors are needed.

Advanced vector control schemes divides the space plane in triangular sectors and the sinusoidal PWM waveform is generated by switching among the three vectors that correspond to the apices of the triangle that contains the 10 respective point of the circle at that instant. [R. Rojas, T. Ohnishi, T. Suzuki, "An Improved Voltage Vector Control Method for Neutral-Point-Clamped Inverters", IEEE Transactions on Power Electronics, vol. 10, No 6, pp. 666-672, 1995].

15 For area 1 in Figure 5, the vectors used are  $\bar{c}_s$  (OOP),  $\bar{b}_s$  (ONP),  $\bar{c}_6$  (POP) and  $\bar{d}_6$  (ONO). Generally this is executed by using hysteresis controllers and complicated look-up tables. The major problem associated with hysteresis control is that the switching frequency varies 20 throughout the AC supply cycle.

In order to fix the switching frequency, carriers should be used to modulate the pulse width. A method that uses saw-tooth carriers to obtaining the command signals is illustrated in Figure 5. The current reference is compared 25 with the respective high-frequency saw-tooth carrier. To simplify the analysis the three carriers are supposed to be

synchronized. The  $i_u^*$ ,  $i_v^*$  and  $i_w^*$  signals represent the output of the respective current controller (modulating signal); they are supposed to be constant during the switching period. As can be seen from the figure there are 5 4 switching states per period, corresponding to the vectors  $\bar{z}$  (OOO), (ONO), (ONP) and (PNP). Certainly those vectors give a picture of a bigger triangle in the space vector representation plane which results in lower quality of the waveform generation.

10 To overcome the drawbacks of the former mentioned techniques a different approach is considered in this work. The modulating signals are fed together with two high-frequency triangular carriers to the pulse-width modulator. The two carriers are of the same amplitude but 180 degrees 15 phase-shifted; the first is used during the positive half cycle of the utility sinusoidal voltage and the other during the negative one. The principle of this technique is illustrated in Figure 7. The modulating signals  $i_u^*$  and  $i_w^*$  are compared with Trg1 because the corresponding source 20 voltages are positive during this interval (0 ~ 60 degrees) and  $i_v^*$  is compared with Trg2 because it is negative. It is clear from Figure 3 that with the same switching frequency the new control method generates eight states per period due to an appropriate distribution of the command pulses. The 25 vectors used are (PNP), (ONP), (POP) and (ONO) which match up with the vectors selected by advanced vector control methods. Consequently, the input current ripple will be

smaller with the new proposed control and having the advantage of constant switching frequency. Moreover, the "apparent switching frequency" is twice as that of the former control method because there are eight states per 5 period instead of four.

### II. 3. Output voltages' balance.

The neutral point potential is not a rigid voltage source; it is generated by the series connection of the DC-link capacitors. Thus, it is not certain that the two 10 output voltages will remain equal. On the contrary, the neutral point potential will increase or decrease according to the charging-discharging action of the capacitors.

However, the capacitor voltages should be maintained in balanced condition to guarantee the true 15 three-level operation throughout the whole range of voltage control. If it is violated the output may contain undesirable harmonic; moreover, if the neutral point potential deviates of its balanced condition the voltage over the switching devices or the capacitors may increase 20 over their ratings and it makes impossible to operate the converter any longer; irreparable damages may occur.

Different from hysteresis based control methods, the proposed modulation technique is well symmetrical; therefore, symmetrical charge of the capacitors can be 25 expected. Load is usually symmetrical as well, but slight imperfections in the circuit may promote neutral point voltage drift. Therefore, explicit control over the neutral

point voltage must be implemented together with input current control.

Neutral point potential deviations are related with the process of charge and discharge of the DC-link capacitors. The input current gives the capacitor charge through the power semiconductor devices. The five groups of vectors produce different charge currents in the capacitors.

The connection between utility and DC-link capacitors for the five groups of vectors is illustrated in Figure 8. The vectors of group "a" does not present any connection with the neutral point ("O"), therefore, the charge current is the same for both capacitors. On the other hand, no charge current is given to the capacitors when using vectors of group "z".

Different capacitor charge takes place only for vectors of groups "b", "c", and "d"; this fact can be exploited to control the neutral point potential. From Figure 8 it is clear that a vector of group "c" charges capacitor C<sub>1</sub> and a vector of group "d" charges capacitor C<sub>2</sub>.

Since vectors of groups "c" and "d" generate the same rectifier input terminal voltage, interchanging between them do not alter the input current control. Therefore, the neutral point potential can be controlled by acting on the dwell time of vectors of groups "c" and "d".

The same principle may be used for other advanced modulation techniques; however they differ in the way of controlling the dwell times. A number of methods to carry

out the control has been considered, one of them using an additional hysteresis controller together with look-up tables, another method uses a cosine curve with a frequency three times the main frequency (utility).

5           The invention described here proposes to add a quantity proportional to the deviation to the input current reference waveform. In such a way a DC value will be added or subtracted to the modulating signal for the positive or negative halve cycle of mains voltage respectively.

10           After comparison with the triangular carrier, this will reflect in an increase of the "c" group vector dwell time and a decrease of the "d" group vector dwell time without altering the dwell time of other vectors. This fact is illustrated in Figure 9; in Figure 9(a) a small DC  
15 quantity was added to the reference signals and in Figure 9(b) the same value was subtracted. Notice that the dwell time of vectors  $\bar{c}_s$  (OOP) and  $\bar{b}_s$  (ONP) remain inalterable whereas the dwell time of (POP) reduces in Figure 9(a) and increases in Figure 9(b). The opposite situation occurs  
20 with (ONO), which increases in Figure 9(a) and reduces in Figure 9(b).

#### II. 4. Control System.

The block diagram of the control system is given in Figure 10. Analogue control signals are derived from the  
25 utility voltage, input current and from the output voltages. These signals are conditioned and combined to form the

modulating signals that are fed, together with two high-frequency triangular carriers, to the pulse-width modulators. The digital outputs of the modulators provide the drive signals for the converter power switches. More 5 details of the control blocks will now be described.

Referring to Figure 10, a signal representing the output capacitor voltages is derived from a potential divider (1) and subtracted in (2) to obtain the total output voltage. This signal is compared with a DC reference 10 voltage and regulated with a compensator (3), which generates the amplitude of the current reference.

The waveform of the current reference is derived from the utility voltage, which is sensed from potential dividers (4). Since the mains neutral is not available, an 15 analog circuitry (5) is used to obtain the phase-voltage waveforms. This circuitry also gives the logic signals to discriminate the positive half cycle from the negative one. The sum of the positive and negative output voltages given by (6) represents the deviation of the neutral potential 20 from its balanced condition. This signal is added to the phase voltages to obtain the balance control as explained above.

After the summing block (7) the signals are rectified in (8) to generate the current waveform reference. 25 The current references are obtained by multiplying in (9) their common amplitude by the respective waveform; this

signal represents a sinusoidal current proportional to the voltage error.

The actual currents are derived using current transformers with Hall-effect sensor (10) and then rectified 5 in (11). The modulating signals are derived from analog controllers (12) that compare the respective actual and reference current to generate a compensation signal. Analog signal-switches (13) are used to exchange the two triangular carriers; the analog switch commands are given by (5).

10 The modulating and carrier signals are fed to a pulse-width modulator (14), which generates the drive signal for the respective converter power switch.

### III - DESCRIPTION OF THE DRAWINGS

Figure 1 shows some of the most important 15 configurations of the three-phase three-level boost-type rectifier.

Figure 2 shows an equivalent circuit of the three-phase three-level boost-type rectifier.

Figure 3 shows the planar space vector 20 representation of the rectifier switching states.

Figure 4 shows an equivalent circuit of the converter.

Figure 5 shows the space vector representation of the first 60 degrees interval.

25 Figure 6 shows the command signal generation for the single saw-tooth-carrier modulation-technique.

Figure 7 shows the command signal generation for the proposed modulation method.

Figure 8 shows the connection between utility supplier and DC-link capacitors for the five different  
5 vector groups.

Figure 9 shows the effect of adding a DC quantity to the waveform reference.

Figure 10 shows the block diagram of the entire control system.

10 Figure 11 illustrates the minimum pulse width limitation.

Figure 12 shows the line-to-line voltage shape for (a) single saw-tooth technique, and (b) proposed modulation technique.

15 Figure 13 shows the ripple factor for the proposed modulation technique.

Figure 14 shows the ripple factor for the conventional single-phase boost type rectifier.

20 Figure 15 shows the maximum modulation index to fully control the neutral point potential.

Figure 16 shows the simulated waveforms of the input currents.

Figure 17 shows the simulated waveforms of the input terminal voltages  $e_{uv}$  and  $e_{uo}$ .

25 Figure 18 shows the simulation results of the input terminal voltage  $e_{uv}$  and source voltage  $e_{ab}$ .

Figure 19 shows the simulation results of phase voltage and input current.

Figure 20 shows the waveforms experimentally obtained of the Input current for  $e_{ab}=220V$  and  $P_o=6.5kW$ .

5 Figure 21 shows the experimental results of the input current waveforms for  $e_{ab}=380V$  and  $P_o=12.5kW$

Figure 22 refers to the experimental results of load transient from 6.6kW to 9.5kW.

10 Figure 23 presents the Table 1: Switching states and voltages with respect to the neutral point.

Figure 24 presents the Table 2: Available vectors for the first 60 degrees interval.

Figure 25 presents the Table 3: Instantaneous line-to-line voltages generated by the proposed technique.

15 Figure 26 presents the Table 4: Instantaneous line-to-line voltages generated by the single saw-tooth carrier technique.

#### IV - DETAILED DESCRIPTION OF THE ACHIEVEMENTS OF THE INVENTION

20 The achievements of the proposed control method will now be described in greater detail. The items considered are: controllability of the output voltage, switching frequency variations, input terminals voltage waveform, input current ripple, neutral potential balance, 25 control circuit simplicity and feasibility demonstrated by simulation and experimental results. It is important to remark that the proposed control method keeps the

advantageous characteristics of the three-phase three-level boost-type rectifiers such as:

Low voltage stress on the switching devices. Since the blocking voltage is only half the total DC-link,  
5 it allows the use of power switches with better higher switching frequency capability, smaller voltage drop when conducting and cheaper price.

There is no possibility of shot-through current on the rectifier arm; and therefore the gating of the switches  
10 is simplified and the circuit becomes more robust in operation.

Generates two output voltages: positive and negative permitting the use of one or two loads in the output terminals. In isolated power supplies applications,  
15 as the case of telecommunication equipment, this allows the use of two DC-DC converters as the second stage.

#### IV. 1. Controllability of the output voltage

A simple analysis of the controllability of the output voltage can be done with the aid of Figure 5 that  
20 shows the space vector representation of the converter switching states. At first, it is important to remember that balanced sinusoidal three-phase voltages are represented in the space plane as circles which radius is given by the amplitude of the sinusoidal waveform.  
25 Therefore, the figure gives a relation between the instantaneous average sinusoidal voltage at the rectifier input terminals and the output voltage.

On the other hand, remember that any point inside the area delimited by the straight lines that join the vectors can be generated by a linear combination of the three closed vectors. If the voltage drops in the boost  
 5 inductors is small (which is normally the case), the instantaneous average voltage at the rectifier input terminals is near equal to the utility voltage. Then, it can be considered that Figure 5 correlates the input and output voltages.

10 The utility voltage may be written in an equation form as:

$$\begin{aligned} e_{un} &= V_{fp} \cdot \sin(\theta) \\ e_{vn} &= V_{fp} \cdot \sin\left(\theta - \frac{2 \cdot \pi}{3}\right) \\ e_{wn} &= V_{fp} \cdot \sin\left(\theta + \frac{2 \cdot \pi}{3}\right) \end{aligned} \quad (4)$$

or

$$\begin{aligned} e_{uv} &= V_{Lp} \cdot \sin\left(\theta + \frac{\pi}{6}\right) \\ e_{vw} &= V_{Lp} \cdot \sin\left(\theta - \frac{\pi}{2}\right) \\ e_{wu} &= V_{Lp} \cdot \sin\left(\theta + \frac{5 \cdot \pi}{6}\right) \end{aligned} \quad (5)$$

15 The modulation index ("m") is defined as the relation between the line-to-line peak voltage and the total DC-link voltage then:

$$m = \frac{V_{Lp}}{2 \cdot E_d} = \frac{\sqrt{3} \cdot V_{fp}}{2 \cdot E_d} \quad (6)$$

where:

m = modulation index

V<sub>fp</sub> = Phase peak voltage

V<sub>Lp</sub> = Line-to-line peak voltage

E<sub>d</sub> = partial output voltage

5                   θ = ωt

From Figure 5 it can be seen it is possible to work with modulation indexes smaller than 1 and greater than zero. The minimum output voltage is obtained for a modulation index equal to 1; this case is represented as the  
10 circle with the greater radius where we have:

$$2 \cdot E_{d(\max)} = V_{Lp} = \sqrt{3} \cdot V_{fp} \quad (7)$$

Theoretically the maximum output voltage is unlimited, but in practice it is limited by the minimum pulse-with allowed and principally by the voltage ratings of  
15 the converter elements.

In conclusion, the proposed control method of the present invention allows full control of the converter output voltage covering the maximum rage possible with the converter configuration. Moreover, over-modulation ( $m > 1$ ) is  
20 also possible provided that the input current distortion and the variation of the switching frequency that this condition may produce, are within acceptable levels.

#### IV. 2. Switching frequency variations

The power switches forming the converter must  
25 operate to generate the required waveforms and two commonly

used methods of modulation are hysteresis control and fixed-frequency pulse-width modulation (PWM).

With hysteresis control, limit bands are set on either side of a signal representing the desired waveform.

- 5     The converter switches are operated as to maintain the generated signal within the limits. The dead-band, between the limits, may be proportional to required signal, constant width or have both fixed and proportional components. More complex dead-band control is also possible. A proportional  
10    dead-band implies zero bandwidth at zero output demand, leading to practical problems in control implementation. A constant-width dead-band results in a higher percentage level of switching-frequency ripple current at low levels. For these reasons, the use of a dead-band having both  
15    constant and proportional components is often preferred.

A major problem associated with hysteresis control is that the switching frequency varies throughout the AC supply cycle. The crossing time of the signal with the limit bands are functions of the output voltage, the  
20    instantaneous AC supply voltage and the magnitude of the current demanded. The switching frequency is, therefore, variable.

Variable frequency operation makes compliance with EMC regulations more difficult since the frequency of the  
25    dominant ripple current is no longer known. With a fixed-frequency PWM converter system, the design of a passive EMI filter to reduce switching frequency components to

acceptable levels is more simple since switching frequency is known. The proposed control uses two triangular carriers of the same amplitude and frequency but phase-shifted 180 degrees. This fixes the switching frequency of the power devices simplifying the EMI filter design.

On the other hand, with practical power switching devices and controllers there are minimum acceptable times for switch conduction (pulse-width). If these times are ignored, switching losses may become excessive as a result of switch operation in the linear region. Device temperatures may easily rise to levels at which failures occur. Besides if the modulating signal goes over the peak of the triangular carrier, switching pulses are lost altering the fixed switching frequency desired operation.

To prevent operation in this condition, a minimum pulse width has been considered. The minimum pulse width limitation is achieved by limiting the amplitude of the modulating signal delivered by the current compensator shown in Figure 10 as block (11). The operation of this limit is illustrated in Figure 11. The modulated signal amplitude is constrained so that it never exceeds the limit value; the PWM duty cycle can vary only up to this level. This approach gives advantages, it sets the minimum pulse width to a predetermined value and effectively fixes the switching frequency to the magnitude given by the triangular carrier.

#### IV. 3. Input terminals voltage waveform

As illustrated in Figure 4, the rectifier can be treated as a voltage source connected to the utility supplier through the boost inductors. For the input current to be sinusoidal, the rectifier input terminal voltage 5 should be sinusoidal as well. Then, the closest to sinusoidal is the PWM voltage waveform, the better input current waveform will be drawn from the AC source. Therefore, the input terminal voltage waveform is a very important parameter to take care for.

10 There are two parameters to analyze with respect to the sinusoidal PWM waveform: the harmonic contents and the maximum step change. The proposed modulation takes advantage in both parameters.

The maximum step change in the input terminal 15 voltage can be determined from the instantaneous voltages generated by the rectifier switching states (vectors). Those voltages are listed in Table 3 below for one of the possible sequences. By inspection of Table 3 it is possible to determine that the maximum step from one state to the 20 following is equal to  $E_d$ ; that is half of the total DC-link voltage.

Table 3. Instantaneous line-to-line voltages generated by the proposed technique.

Vector	$\bar{d}_s$	$\bar{b}_s$	$\bar{c}_s$	$\bar{c}_s$	$\bar{c}_s$	$\bar{c}_s$	$\bar{b}_s$	$\bar{d}_s$
State	(ONO)	(ONP)	(OOP)	(POP)	(POP)	(OOP)	(ONP)	(ONO)
$e_{uv}$	$E_d$	$E_d$	0	$E_d$	$E_d$	0	$E_d$	$E_d$
$e_{vw}$	$-E_d$	$-2E_d$	$-E_d$	$-E_d$	$-E_d$	$-E_d$	$-2E_d$	$-E_d$
$e_{wu}$	0	$E_d$	$E_d$	0	0	$E_d$	$E_d$	0

Table 4 below gives the instantaneous voltages of the vector sequence used by the single saw-tooth carrier technique, in which case the maximum step is equal to  $2E_d$  that is twice the value obtained with the proposed method.

- 5 Table 4. Instantaneous line-to-line voltages generated by the single saw-tooth carrier technique.

Vector	$\bar{z}_2$	$\bar{d}_6$	$\bar{b}_5$	$\bar{a}_6$	$\bar{z}_2$	$\bar{d}_6$	$\bar{b}_5$	$\bar{a}_6$
State	(OOO)	(ONO)	(ONP)	(PNP)	(OOO)	(ONO)	(ONP)	(PNP)
$e_{yy}$	0	$E_d$	$E_d$	$2E_d$	0	$E_d$	$E_d$	$2E_d$
$e_{yy}$	0	$-E_d$	$-2E_d$	$-2E_d$	0	$-E_d$	$-2E_d$	$-2E_d$
$e_{yy}$	0	0	$E_d$	0	0	0	$E_d$	0

Figure 12 shows the area where switching may occur for the single saw-tooth modulation and the proposed modulation. It is clear that the minimum step is obtained 10 by the proposed modulation. Moreover, the PWM waveform is closer to a sinusoidal in the proposed technique.

Due to the smaller step change the harmonic contents of the waveform is smaller, but another advantage of the proposed technique is that due to the use of two 15 triangular carries phase-shifted 180 degrees, a great amount of harmonic components are cancelled reducing further the harmonic contents of the waveform.

#### IV. 4. Input current ripple

The input current contains a high-frequency saw-tooth waveform ripple. The saw-tooth form depends upon the point in the AC supply cycle and the switching duty cycle at which the converter is momentarily operating. The form varies from fast rise and slow fall, thorough balanced

triangular from to slow rise and sharp fall. The carrier ripple has components at the switching frequency and all of its harmonics, the amplitude of a component being inversely proportional to its order.

5           The high frequency current ripple may be defined as the difference between the maximum and minimum instantaneous value that the current takes in one switching period. Between the small time extent for commutation of two switching states the AC source and converter input  
10 terminals voltages could be considered constant. Therefore the voltage across the boost inductor will be also constant. Considering the equivalent circuit of Figure 4, the variation of the current through the inductor can be calculated by

15           
$$\Delta i = \frac{V_L}{L} \cdot \Delta t \quad (8)$$

then:

$$\Delta i_u = \frac{e_{an} - e_{un}}{L} \cdot \Delta t \quad (9)$$

where  $e_{an}$  is AC source phase-voltage, which is a known value,  $e_{un}$  is the rectifier input terminal voltage referred to the mains neutral, L is the boost inductor inductance and  $\Delta T$  the time interval. The input terminal voltage  $e_{un}$  is a function of the switching state and the output voltage; it can be derived from the voltages listed in Table 1 as:

$$e_{un} = e_{uo} - \frac{e_{vo} + e_{wo}}{3} \quad (10)$$

The time interval that a switching state is applied is given by the product of the dwell time of the respective vector times the period of the triangular carrier. The dwell time is calculated considering generation of sinusoidal PWM waveform at the rectifier input terminals.

After some mathematical calculations and simplifications the expression that defines the input current ripple can be written as:

$$\Delta i_{u(\max)} = \frac{E_d \cdot i_u(\theta, m)}{6 \cdot f_s \cdot L} \quad (11)$$

where:

$\Delta i_{u(\max)}$  = maximum value of input current ripple

$E_d$  = partial output voltage

$f_s$  = triangular carrier frequency

$L$  = boost inductor inductance

$\theta$  =  $\omega t$  = instantaneous phase-angle of AC voltage

source

$m$  = modulation index

$i_u(\theta, m)$  = ripple factor given in the curves of

Figure 13

As can be seen from Fig 13 the maximum value of the ripple factor is about 0.7; then the relation for calculating the ripple current can be simplified as:

$$\Delta i_{u(\max)} = \frac{E_d \cdot 0.7}{6 \cdot f_s \cdot L} \quad (12)$$

For comparison purpose, the input current ripple obtained with the conventional single-phase boost-type rectifier has been calculated. The results are given in 5 (13) and again the  $i(\theta, m)$  represent the ripple factor which for the case of the single phase boost-type rectifier is given by the curves of Figure 14.

$$\Delta i_{(\text{single-phase})} = \frac{V_o}{f_s \cdot L} \cdot i(\theta, m) \quad (13)$$

Figure 14 shows that the maximum value of  $i(\theta, m)$  10 is 0.25, then the input current ripple for the conventional single-phase boost-type rectifier can be simplified as:

$$\Delta i_{(\text{single-phase})} = \frac{0.25 \cdot V_o}{f_s \cdot L} \quad (14)$$

It should be remembered that the total output voltage in the three-level three-phase rectifier is equal to 15  $V_o = 2E_d$ . Considering the same switching frequency and the same boost inductor value, from equations (12) and (14) we get:

$$\Delta i_{u(\max)} = 0.23 \cdot \Delta i_{(\text{single-phase})} \quad (15)$$

Relation (15) demonstrates that the proposed 20 modulation technique can effectively reduce, a great amount, the input current ripple. This is certainly one of the best characteristic of the proposed control method.

#### IV. 5. Neutral potential balance

Variation of the DC-link neutral point potential is an inherent problem in three-level converter configurations. It is required that the two DC capacitor voltages should be maintained in balanced conditions to 5 avoid undesirable harmonics and reduce the ratings of the converter elements.

In the former sections this problem was considered and a method to control the neutral potential was introduced. Here we would like to reinforce the fact that 10 the method proposed to balance the output voltages is simple and permits a wide range control without altering the waveforms of the generated voltage and current.

Considering a balanced load connected to the rectifier output, the variations on the neutral potential 15 takes place only when vectors of groups "b", "c" and "d" are used. The method is basically characterized by controlling the dwell time of the small positive "c" and small negative "d" vectors to compensate the variations introduced by the medium size vectors and small imperfections that an actual 20 design always has.

The control operation can be defined as the application of certain dwell time of the available vectors in each are in order to obtain sinusoidal PWM waveforms. The instantaneous average value of the PWM waveform will be 25 the sum of the products of the voltage vector by the respective dwell-time. For example, in area 2 of Figure 5 the control operation is:

$$\bar{v} = \begin{bmatrix} e_{un} \\ e_{vn} \\ e_{wn} \end{bmatrix} = \alpha_1 \cdot [\bar{a}_6] + \alpha_2 \cdot [\bar{b}_6] + \alpha_{3c} \cdot [\bar{c}_6] + \alpha_{3d} \cdot [\bar{d}_6] = \begin{bmatrix} V_{fp} \cdot \sin(\theta) \\ V_{fp} \cdot \sin(\theta - 2 \cdot \pi/3) \\ V_{fp} \cdot \sin(\theta + 2 \cdot \pi/3) \end{bmatrix} \quad (16)$$

where  $\alpha$  represents the dwell time of the respective vector

5 As we know the load connections for each switching state (Figure 8) the current through the neutral terminal ("O") is also known. For area 2 this current results in:

$$i_o = \alpha_2 \cdot i_u + \alpha_{3c} \cdot i_v - \alpha_{3d} \cdot i_v \quad (17)$$

To maintain the DC-link capacitors balanced, the 10 instantaneous main value of the neutral current should be zero. As mentioned before, the small positive and small negative vectors generate the same input terminal voltage then it is possible to vary their dwell time without altering the generated waveforms; however the sum of  $\alpha_{3c} +$  15  $\alpha_{3d}$  should remain equal to  $\alpha_3$  which is the value required for the sinusoidal PWM. Then, in area 2 it is possible to control the neutral current only within the range given by:

$$-|\alpha_3 \cdot i_v| \leq |\alpha_2 \cdot i_u| \leq |\alpha_3 \cdot i_v| \quad (18)$$

Another restriction is inherent to the dwell time 20 concept; it must be a positive quantity, it is physically impossible to generate negative dwell-time. Taking into account those restrictions we can find out the neutral potential controllable region. Figure 15 shows the controllable region of the neutral point potential. Notice

that for balanced loads the neutral potential is full controllable in 96% of the operational range. In the remainder 4% instantaneous deviations may occur, but their average value over a longer period is null (one cycle of the 5 AC source voltage). Then a small ripple with a frequency three times the source voltage frequency may appear, but for practical system this ripple is insignificant.

To put it briefly, the proposed control technique allows an effective control of the neutral potential over 10 almost the whole extent of output voltage control, and with a simpler circuit it obtains the maximum possible controllable range of the neutral point potential that the topology permit.

#### IV. 6. Control circuit simplicity

15 The simplicity of the control circuit is one of the most important accomplishments of the proposed method. The use of DSP (Digital Signal Processor) is relatively frequent in advanced control designs, it may increase the versatility of the converter. However, besides its higher 20 cost and complexity, it may require longer time to reach steady state of operation and may have switching frequency limitations. Moreover, the faster response of the analogue controller may offer an advantageous control in transient operation.

25 The proposed control circuit may be designed basically with cheap and well proved operational amplifiers. Hall effect current sensors are recommended to sample the

input current and provide linearity and isolation. Those are probably the most expensive elements of the control circuit. Besides them, the straightforward concept of the proposed method allows to make simpler the control system  
5 design as illustrated in the block diagram of Figure 10.

#### IV. 7. Simulation and experimental results

Simulations and experiment were performed to verify the feasibility of the proposed control method. The simulations were carried out with the aid of the simulator  
10 package SABER. The circuit of Figure 1(a) was simulated under the following parameters:

Output power:  $P_o=12\text{ kW}$

Line-to-line AC source voltage:  $e_{ab}=380\text{ V}$

AC source frequency:  $f=60\text{ Hz}$

15 Partial output voltage:  $E_d=400\text{ V}$

Boost inductor:  $L_u=L_v=L_w=270\mu\text{H}$

Switching frequency:  $f_s=70\text{ kHz}$

DC-link capacitors:  $C_1=C_2=2800\mu\text{F}$

Resistive load:  $R_{L1}=R_{L2}=26.67\Omega$

20 Figure 16 shows the current through the three input lines. From the figure we can be clearly appreciate the high quality of the current which, in spite of the small boost inductance used, presents a sinusoidal waveform with very small ripple. Moreover, the three currents are well  
25 balanced.

Figure 17 shows the waveforms of the input terminal voltages. The upper wave represents the potential difference between terminal "u" and terminal "v" (see Figure 1(a)) and the lower represents the voltage between terminal 5 "u" and the DC-link voltage neutral point "O". Both waveforms confirm the analysis performed in the former sections. The  $e_{uo}$  waveform presents three switching levels +400V, 0V and -400V; whereas the line-to-line  $e_{uv}$  waveform exhibits five levels: +800V, +400V, 0V, -400V, -800V.

10           Figure 18 shows the input terminal  $e_{uv}$  and AC source voltage  $e_{ab}$  waveforms. As predicted in the theoretical analysis, the switching levels in the  $e_{uv}$  voltage change in optimal angles so that it allows the generation of the sinusoidal PWM waveform by switching among 15 the two closer levels and minimize the voltage step (equal to 400V in this case).

Figure 19 shows the AC source phase voltage and its respective input current. The Figure demonstrates that the current is practically sinusoidal with low THD (total 20 harmonic distortion) and high power factor.

To verify the validity of the proposed control method experimentally, an actual prototype was constructed and tested in the laboratory. Insulated Gate Bipolar Transistors (IGBT) were used as the switching devices of the 25 three-phase three-level boost-type rectifier. The configuration used was that shown in Figure 1(a). The parameters for the experiment were:

Maximum output power:  $P_o=12\text{kW}$

Line-to-line AC source voltage:  $e_{ab}=220\text{V}$  and  
380V

AC source frequency:  $f=60\text{Hz}$

5 Partial output voltage:  $E_d=400\text{V}$

Boost inductor:  $L_u=L_v=L_w=270\mu\text{H}$

Switching frequency:  $f_s=60\text{kHz}$

DC-link capacitors:  $C_1=C_2=2800\mu\text{F}$

Figure 20 shows the input current for a line-to-  
10 line AC source voltage of 220V and  $P_o=6.5\text{kW}$ . Clearly, the  
current presents a good quality sinusoidal waveform. The  
total harmonic distortion measured was of 2.5%.

Figure 21 shows the input current for  $e_{ab}=380\text{V}$  and  
15  $P_o=12.5\text{kW}$ . Same as in the former figure, the current  
presents a nearly sinusoidal waveform. In this case the  
measured THD was of 3.8%.

Figure 22 shows the transient response for a step  
change in the load. The output power step was from 6.65kW  
to 9.5kW whereas the input AC source voltage was kept at  
20 380V. In the figure are shown from top to bottom the two  
partial output voltages (only the AC component), the input  
current and the total DC link voltage (again, only the AC  
component). As can be seen, in steady state (before the  
load transient), the output voltages remain balanced with  
25 very small ripple. At the instant of load change there is a  
deviation of the balance condition but it is smaller than 3%

and quickly return to the steady state condition, it is balanced output voltages. The current presents a sinusoidal waveform before, during, and after the transient.

Simulations and experiment confirmed the theoretical analysis and verified the feasibility of the proposed control method.

CLAIMS

1. Synchronized control method for a three-phase three-level boost-type rectifier, characterized by the control circuit using two triangular carriers with the same 5 amplitude and 180 degrees phase-shifted, the first one being used during the positive halve cycle and the second one for the negative halve cycle.

2. Synchronized control method for a three-phase three-level boost-type rectifier, according to claim 1, 10 characterized besides by the fact that the switching pulses are synchronized and appropriately distributed allowing a reduction in the input current ripple.

3. Synchronized control method for a three-phase three-level boost-type rectifier, according to claims 1 and 15 2, characterized besides by including a sensor that acts over the waveform of the input current reference provoking an effective balance of the output voltages.

4. Synchronized control method for a three-phase three-level boost-type rectifier, according to claim 1, also 20 characterized by including an analog switch in each phase permits the interchange among the triangular carriers.

5. Synchronized control method for a three-phase three-level boost-type rectifier, according to claims 1 to 4, characterized besides by the fact that the command signal 25 of the switching devices is obtained by the comparison of the respective reference with the carriers.

6. Synchronized control method for a three-phase three-level boost-type rectifier, according to claims 1 to 5, characterized besides by the fact that the switching frequency is constant.

5 7. Synchronized control method for a three-phase three-level boost-type rectifier, according to claims 1 to 5, characterized by the fact that the output center point balance is achieved by adding the positive and negative output voltages and using the sum as an error signal to  
10 modify the current waveform reference.

8. Synchronized control method for a three-phase three-level boost-type rectifier, according to claim 7, characterized by an accurate regulation of the center point potential.

15 9. Synchronized control method for a three-phase three-level boost-type rectifier, according to claim 1, characterized by the fact that the modulating signals are fed together with two high-frequency triangular carriers to the pulse-width modulator.

20 10. Synchronized control method for a three-phase three-level boost-type rectifier, according to claims 1 to 7, characterized by the fact that with the same switching frequency it generates eight states per period due to an appropriate distribution of the command pulses.

25 11. Synchronized control method for a three-phase three-level boost-type rectifier, according to former claims, characterized by the fact that symmetrical charge of

the capacitors can be expected because the proposed modulation technique is well symmetrical.

12. Synchronized control method for a three-phase three-level boost-type rectifier, according to former 5 claims, characterized by the fact that adds a quantity proportional to the deviation to the input current reference waveform, in such a way that a DC value will be added or subtracted to the modulating signal for the positive or negative halve cycle of mains voltage respectively.

10 13. Synchronized control method for a three-phase three-level boost-type rectifier, characterized by including three principal stages:

Stage 1. The analogue control signals are derived from the utility voltage, input current and from the output 15 voltages.

Stage 2. These signals are conditioned and combined to form the modulating signals, which are fed, together with two high-frequency triangular carriers, to the pulse-width modulators.

20 Stage 3. The digital outputs of the modulators provide the drive signals for the converter power switches.

14. Synchronized control method for a three-phase three-level boost-type rectifier, according to claim 13, characterized by including the following steps:

25 Step 1. A signal representing the output capacitor voltages is derived from a potential divider (1) and subtracted in (2) to obtain the total output voltage.

Step 2. This signal is compared with a DC reference voltage and regulated with a compensator (3), which generate the amplitude of the current reference.

Step 3. The waveform of the current reference is  
5 derived from the utility voltage, which is sensed from potential dividers (4).

Step 4. Since the mains neutral is not available, an analog circuitry (5) is used to obtain the phase-voltage waveforms.

10 Step 5. This circuitry also gives the logic signals to discriminate the positive half cycle from the negative one.

Step 6. The sum of the positive and negative output voltages given by (6) represents the deviation of the  
15 neutral potential form its balanced condition. This signal is added to the phase voltages to obtain the balance control.

Step 7. After the summing block (7) the signals are rectified in (8) to generate the current waveform  
20 reference.

Step 8. The current references are obtained by multiplying in (9) their common amplitude by the respective waveform; this signal represents a sinusoidal current proportional to the voltage error.

25 Step 9. The actual currents are derived using current transformers with Hall-effect sensor (10) and then rectified in (11).

Step 10. The modulating signals are derived from analog controllers (12) that compare the respective actual and reference current to generate a compensation signal.

Step 11. Analog signal-switches (13) are used to  
5 exchange the two triangular carriers; the analog switch commands are given by (5).

Step 12. The modulating and carrier signals are fed to a pulse-width modulator (14), which generates the drive signal for the respective converter power switch.

10 15. Synchronized control circuitry for a three-phase three-level boost-type rectifier, characterized by including:

a potential divider (1)

a summing amplifier (2) to obtain the total output

15 voltage

a controller to regulate this signal by comparing with a reference voltage

potential dividers (4) to obtain a sample of the current reference waveform, derived from the utility voltage

20 an analog circuitry (5) used to obtain the phase-voltage waveforms

a summing amplifier (6) for summing the positive and negative output voltages

a summing block (7)

25 rectifiers (8) to generate the current waveform reference

multipliers (9) to obtain a sinusoidal current proportional to the voltage error

current transformers with Hall-effect sensor (10), to derive the actual currents

5 precision signal rectifiers (11) to rectify the actual currents

analog controllers (12) that compare the respective actual and reference current to generate a compensation signal



10 analog signal-switches (13) to exchange the two triangular carriers

a pulse-width modulator (14), which generates the drive signal for the respective converter power switch



15 16. Synchronized control circuitry for a three-phase three-level boost-type rectifier, characterized by basically comprising low cost operational amplifiers.

17. Three-phase three-level boost-type rectifier, characterized by performing the method according to anyone of claims 1 to 16.

1 / 17

**Fig. 1A****Fig. 1B**

2/17

**Fig. 1C****Fig. 1D**

3/17




Fig. 2






Fig. 3

4/17

**Fig. 4****Fig. 5**

5/17




Fig. 6

6/17











Fig. 7

7/17

Vector of group "a" ( $\bar{a}_6$  PNP)Vector of group "b" ( $\bar{b}_6$  PNO)**Fig. 8A****Fig. 8B**Vector of group "c" ( $\bar{c}_6$  POP)Vector of group "d" ( $\bar{d}_6$  ONO)**Fig. 8C****Fig. 8D**Vector of group "z" ( $\bar{z}_2$  OOO)**Fig. 8E**

8/17

**Fig. 9A****Fig. 9B**

9/17






Fig. 10

10/17



**Fig. 11**



**Fig. 12A**

11/17




Fig. 12B




Fig. 13

12/17




Fig. 14




Fig. 15

13/17




Fig. 16




Fig. 17

14/17




Fig. 18





Fig. 19

15/17



**Fig. 20**

16/17




Fig. 21

17/17




Fig. 22



(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
28 June 2001 (28.06.2001)

PCT

(10) International Publication Number  
**WO 01/47094 A3**

(51) International Patent Classification<sup>7</sup>: **H02M 1/00**

Manuel, Roberto [EC/BR]; Rua das Madressilvas, 65,  
Apto 32, JD Indústrias, CEP-12240-370 São José dos  
Campos, SP (BR).

(21) International Application Number: **PCT/BR00/00144**

(74) Agent: **BROLIN, Tommy**; Albihns Stockholm AB, P.O.  
Box 5581, S-114 85 Stockholm (SE).

(22) International Filing Date:  
22 December 2000 (22.12.2000)

(81) Designated States (*national*): AE, AL, AM, AT, AU, AZ,  
BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK,  
DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL,  
IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU,  
LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT,  
RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA,  
UG, US, UZ, VN, YU, ZA, ZW.

(25) Filing Language: English

(84) Designated States (*regional*): ARIPO patent (GH, GM,  
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian  
patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European  
patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE,  
IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF,  
CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

(26) Publication Language: English

(30) Priority Data:  
PI 9907351-0 22 December 1999 (22.12.1999) BR


(71) Applicant (*for all designated States except US*): **E.E.S.**  
**SISTEMAS DE ENERGIA LTDA. [BR/BR]**; Rua Ambrosio Molina, 1090, Predio. Parte, Sala 1, São Paulo, SP (BR).

(72) Inventor; and

(75) Inventor/Applicant (*for US only*): **ROJAS ROMERO,**

*[Continued on next page]*

(54) Title: METHOD AND CONTROL CIRCUITRY FOR A THREE-PHASE THREE-LEVEL BOOST-TYPE RECTIFIER



(57) Abstract: A synchronized control method for a three-phase three-level boost-type rectifier with reduced input current ripple and balanced output voltages is disclosed. The proposed control allows simplifying the control circuit as much as possible without compromising the rectifier performance. In fact, besides simplicity, the control method featured synchronized command signals to be switching devices, minimized input current ripple, full controllability of the output voltage, dynamic balance of the output center point, constant switching frequency, simplified design of EMC filters, good transient and steady state performance, and low cost. The invention described first the most important configurations that the three-phase three-level boost-type rectifier may assume and studied the converter's operation. The concept involved for output voltage, input current, neutral point balance and control system design was presented.

WO 01/47094 A3



**Published:**

— with international search report

**(88) Date of publication of the international search report:**

13 December 2001

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

## INTERNATIONAL SEARCH REPORT

International Application No

PCT/BR 00/00144

## A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 H02M1/00

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H02M

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	IDE P ET AL: "INVESTIGATION OF LOW COST CONTROL SCHEMES FOR A SELECTED 3-LEVEL SWITCHED MODE RECTIFIER" INTELEC. INTERNATIONAL TELECOMMUNICATIONS ENERGY CONFERENCE, US, NEW YORK, NY: IEEE, 1997, pages 413-418, XP000800932 ISBN: 0-7803-3997-5 cited in the application the whole document	13, 16, 17
A	---	1-12, 14, 15 -/-

 Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

## \* Special categories of cited documents :

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

- \*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- \*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- \*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- \*&\* document member of the same patent family

Date of the actual completion of the international search

21 June 2001

Date of mailing of the international search report

28/06/2001

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl.  
Fax: (+31-70) 340-3016

Authorized officer

Thisse, S

## INTERNATIONAL SEARCH REPORT

International Application No

PCT/BR 00/00144

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication where appropriate, of the relevant passages	Relevant to claim No.
X	NISHIDA Y ET AL: "A SIMPLIFIED DISCONTINUOUS-SWITCHING-MODULATION FOR THREE-PHASE CURRENT-FED PFC-CONVERTERS AND EXPERIMENTAL STUDY FOR THE EFFECTS" ANNUAL APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), US, NEW YORK, IEEE, vol. CONF. 11, 3 March 1996 (1996-03-03), pages 552-558, XP000585901 ISBN: 0-7803-3045-5 the whole document	16, 17
A	---	1, 4, 5, 9, 13, 14
A	SAKUTARO NONAKA ET AL: "SINGLE-PHASE COMPOSITE PWM VOLTAGE SOURCE CONVERTER" CONFERENCE RECORD OF THE INDUSTRY APPLICATIONS CONFERENCE IAS ANNUAL MEETING, US, NEW YORK, IEEE, vol. CONF. 29, 2 October 1994 (1994-10-02), pages 761-768, XP000512462 ISBN: 0-7803-1994-X the whole document	1, 2, 4
A	GULES R ET AL: "SWITCHED-MODE THREE-PHASE THREE-LEVEL TELECOMMUNICATIONS RECTIFIER" COPENHAGEN, JUNE 6 - 9, 1999, NEW YORK, NY: IEEE, US, 6 June 1999 (1999-06-06), pages 29-3-01-07, XP000868436 ISBN: 0-7803-5625-X cited in the application the whole document	1-17
	-----	